Levent Ozturk
Enter
Verilog vs VHDL Hardware languages are not like SW languages. Different SW languages may offer different functionality, capability, agility, abstraction, simplification but HW languages eventually infer the same physical component.

There is no need for more than one HW language to exist. VHDL had its own time and now it is Verilog. Having two language is simply waste of resources (learning, mastering, tools, environment,...).

VHDL should disappear as fast as possible. Verilog is more fluent and effective.

Yes it is less restrictive too. But if a designer had no idea what his/her code is inferring he should not be writing any HW code anyways. So Verilog being less restrictive only harms for inexperienced and low quality designers. Verilog versus VHDL (which is best?)
VHDL & Verilog
VHDL or Verilog
VHDL vs Verilog

VHDL versus Verilog (which is best?)
Verilog & VHDL
Verilog or VHDL
Verilog vs VHDL
All the material listed and linked at this World Wide Web domain are strictly private property and copyrighted. © Copyright -∞-∞ Levent Ozturk. All rights reserved. Reproduction or use of any material, documents and related graphics and any other material from this World Wide Web server is strictly prohibited. Site Map