Levent Ozturk
Verilog Reference
module names
Latch vs Register
Verilog vs VHDL
RTL: Interface
Efficient RTL coding
Vendor-independent design methodology
module registers
Fast RTL
Tabs and spaces
Area Constraints Extra Spacing
Device and Vendor Selection
Folder and File Structure
Resource Estimation
Reset Methods and Distibution
Pin Selection
All the material listed and linked at this World Wide Web domain are strictly private property and copyrighted. © Copyright -∞-∞ Levent Ozturk. All rights reserved. Reproduction or use of any material, documents and related graphics and any other material from this World Wide Web server is strictly prohibited. Site Map